TPC decoder design for FPGA implementation



  • Nguyen Van Phe (Corresponding Author) Trung tâm Kỹ thuật Thông tin Công nghệ cao
  • Dang Van Binh Trung tâm Kỹ thuật Thông tin Công nghệ cao
  • Nguyen Thien Tan University of Economics - Technology for Industries
  • Le Van Hong Trung tâm Kỹ thuật Thông tin Công nghệ cao



TPC; SISO; Chase-Pyndiah algorithm; QAM; FPGA.


In this paper, the FPGA implementation of Turbo Product Code is presented. The design is based on the iterative decoding structure with using Chase-Pydiah algorithm for better decoding performance. In pacticular, circuit design and implementation based on the simplified algorithm without using multiplication. Simulation and implementation result show that, the decoding perfomance of this presented algorithm is not reduced. The 800Mbps TPC deccoder was achieved for FPGA implementation on the Xilinx Artix7 xc7a200tfbg484-1 platform at the 200MHz system clock.


[1]. C. Xu, Y. C. Liang, and W. S. Leon, “Shortened turbo product codes: Encoding design and decoding algorithm,” IEEE Trans. Veh. Technol., vol. 56, no. 6, pp. 3495–3501, (2007). DOI:

[2]. H. Mukhtar, A. Al-Dweik, M. Al-Mualla, and A. Shami, “Adaptive hybrid ARQ system using turbo product codes with hard/soft decoding,” IEEE Commun. Lett., vol. 17, no. 11, pp. 2132–2135, (2013). DOI:

[3]. D. M. Rankin and T. A. Gulliver, “Single parity check product codes,” IEEE Trans. Commun., vol. 49, no. 8, pp. 1354–1362, (2001). DOI:

[4]. IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Broadband Wireless Access Systems, IEEE Standard 802.16, (2017).

[5]. IEEE Standard for Local and Metropolitan Area Networks—Part 20: Air Interface for Mobile Broadband Wireless Access Systems Supporting Vehicular Mobility—Physical and Media Access Control Layer Specification, IEEE Standard 802.20, (2008).

[6]. IEEE Standard for Broadband Over Power Line Networks: Medium Access Control and Physical Layer Specifications, IEEE Standard 1901, (2010).

[7]. R. Pyndiah, A. Glavieux, A. Picart, and S. Jacq, “Near optimum decoding of product codes,” in Proc. IEEE GLOBECOM, San Francisco, CA, USA, pp. 339–343, (1994).

[8]. D. Chase, “A class of algorithms for decoding block codes with channel measurement information,” IEEE Trans. Inform. Theory, vol IT-18, pp 170-182, (1972). DOI:

[9]. R. M. Pyndiah, “Near-optimum decoding of product codes: Block turbo codes,” IEEE Trans. Commun., vol. 46, no. 8, pp. 1003–1010, (1998). DOI:

[10]. W. Kuang, R. Zhao and Z. Juan, “FPGA implementation of a modified turbo product code decoder,” 2017 IEEE 9th International Conference on Communication Software and Networks, Guangzhou, China, pp. 71-74, (2017). DOI:

[11]. N. Nageen, Subhashini and V. Bhatia, “An Efficient FPGA implementation of Turbo Product Code decoder with single and double error correction,” 2020 National Conference on Communications, Kharagpur, India, pp. 1-6, (2020). DOI:



How to Cite

Nguyễn Văn, P., B. Đặng Văn, Nguyễn Thiên Tân, and H. Lê Văn. “TPC Decoder Design for FPGA Implementation”. Journal of Military Science and Technology, vol. 85, Feb. 2023, pp. 26-34, doi:10.54939/1859-1043.j.mst.85.2023.26-34.



Research Articles