(1)
Ngọc. AN FPGA-BASED HARDWARE ACCELERATOR DATA SYNCHRONIZATION FROM DIGITAL RECEIVERS. JMST 2021, 88-97.