1.
Phan Hong Minh, Nguyen Tien Viet, Do Doanh Dien. Hardware-efficient matrix multiplication core optimization for edge AI on FPGA. JMST [Internet]. 2025 Oct. 30 [cited 2025 Nov. 21];(IITE):123-30. Available from: https://en.jmst.info/index.php/jmst/article/view/1869